

# CubeSat Kit™

## Pluggable Socketed Processor Module (PSPM) B Hardware Revision: B

### PSPM for Silicon Labs® C8051 and CubeSat Kit Development Board

### **Applications**

- CubeSat nanosatellite control, C&DH, TT&C
- General-purpose low-power computing for CubeSat Kit architecture
- Remote sensing for harsh environments

#### **Features**

- For CubeSat Kit Development Board (DB)
- For Silicon Labs® C8051F120 8-bit microcontroller (MCU)
- 128KB program memory, 8448B on-chip SRAM
- Up to 100MIPS @ 100MHz
- Integrated peripherals:
  - 2 UARTs, 1 SPI, 1 I2C
  - 8-channel 8-bit 500ksps ADC
  - 2-channel 12-bit DAC
  - 5 16-bit counter/timers
  - 6 16-bit capture/compare modules
  - 2 analog comparators
  - WDT, JTAG, BOD, etc.
- On-board fast 128KB static RAM for XRAM
- Provision for external clock crystal
- Independent latchup (device overcurrent) protection
- Independent external reset supervisor (POR/BOR)
- With 100-pin clamshell ZIF socket
- 4-layer gold-plated green-soldermask PCB
- Compatible with Pumpkin's Salvo<sup>™</sup> RTOS and HCC-Embedded's EFFS-THIN SD Card file FAT file system for ease of programming

### Image Not Yet Available

## **ORDERING INFORMATION**

Pumpkin P/N 710-00607

Option Code	PPM Connector Height
/00 (standard)	+6mm

Contact factory for availability of optional configurations.

Option code /00 shown.



#### **CAUTION**

Electrostatic Sensitive Devices

Handle with Care



## **CHANGELOG**

Rev.	Date	Author	Comments
Α	20100301	AEK	Initial revision.

### **OPERATIONAL DESCRIPTION**

PSPM B enables CubeSat Kit customers to utilize the C8051 processor on a CubeSat Kit Development Board (DB). With its 100-pin clamshell ZIF socket, PSPM B accepts the 100-pin C8051F120-GQ, with its wide selection of on-chip peripherals. Additionally, a 1Mbit external static RAM is present for off-chip storage.

When fitted with a C8051F120-GQ, PSPM B is electrically identical to PPM B1.

### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Units
Operating temperature	T <sub>A</sub>	-40 to +85	°C
Operating temperature, C8051F120 alone	T <sub>A MCU</sub>	-55 to +125	°C
Voltage on +5v_usb bus			
Voltage on +5v_sys bus		-0.3 to +6.0	V
Voltage on _FAULT_oc open-collector output			
Voltage on vcc bus		-0.3 to +3.6	W
Voltage on vcc_sd bus		-0.3 10 +3.0	V
Voltage on any processor pin except VDD and port I/O		-0.3 to (vcc + 0.3)	V
Voltage on any processor VDD or port I/O pin		-0.3 to +5.8V	V
Maximum current sourced or sunk by any processor port I/O pin		100	mA
DC current through any pin of PPM connector H1	I <sub>PIN_MAX</sub>	1.2	Α


Refer to the C8051F120/1/2/3/4/5/6/7 family datasheet for additional absolute maximum ratings associated with processor v1.

## PHYSICAL CHARACTERISTICS

Parameter	Conditions / Notes	Symbol	Min	Тур	Max	Units
Mass				68		g
Height of components above PCB					19	mm
Height of components below PCB <sup>1</sup>					3	mm
PCB width				96		mm
PCB length	Same size as CubeSat Kit Module			90		mm
PCB thickness				1.6		mm

## SIMPLIFIED MECHANICAL LAYOUT <sup>2</sup>

PSPM B is implemented on a PCB that is the same size as a CubeSat Kit module, as shown below.



**4** of **13** 

<sup>&</sup>lt;sup>1</sup> Not including connector H1.

<sup>&</sup>lt;sup>2</sup> Dimensions in inches.

## **ELECTRICAL CHARACTERISTICS**


(T = 25°C, +5V bus = +5V unless otherwise noted)

Parameter	Conditions / Notes	Symbol	Min	Тур	Max	Units
Reset voltage	+5v_sys reduced until MCU resets	V <sub>RESET_MAX</sub>			3.1	V
Operating Voltage		$V_{CC}$		3.3		V
SD Card Voltage		$V_{CC\_SD}$		3.3		V
	Typical operation	I <sub>OP</sub>		TBD		mA
Operating current	All control outputs inactive, PSPM asleep	I <sub>SLEEP</sub>		TBD	TBD	μA
Overcurrent trip point for vcc	Set by R3	I <sub>TRIP_VCC</sub>		220		mA
Time to switch between +5v_sys and +5v_usb power sources	Automatic				1	μs

### **BLOCK DIAGRAM**

PSPM B provides regulated and current-limited +3.3V power, an external POR/BOR reset supervisor, JTAG and user interfaces for programming and debugging, a provision for an external crystal, an external high-speed<sup>3</sup> 1Mbit static RAM, connections to 45 of 48 I/O pins of the PPM connector, dedicated DB control and radio handshaking signals, a single-point analog/digital ground, and a careful assignment of the C8051 peripherals to the PPM connector and CubeSat Kit bus.

PSPM B accepts the C8051F120 via a 100-pin clamshell ZIF socket, permitting the simple replacement of the C8051F120 should inadvertent damage to the processor occur.



<sup>&</sup>lt;sup>3</sup> 45ns.

### PPM PIN DESCRIPTIONS

The PPM connector **H1** connects the PSPM to resources residing on the DB and to resources accessible via the CubeSat Kit Bus connector.<sup>4</sup>

Those signals that are connected directly to the PPM connector and to the CubeSat Kit Bus connectors are tagged under the CSKB label below. Signals marked with an '\*' are associated with dedicated peripherals on the DB. They may also be used with off-board peripherals through the proper use of DB peripheral enables and DB power control.

The *potential* for a pin's function is described by the I/O field. The *recommended usage* (as a digital or analog input or output, or as a power pin) is listed in the Description field. I/O pins can generally be configured as general-purpose I/O if the recommended usage is not desired.

Inputs are signals from the DB to the PSPM's processor v1 or other circuitry. Outputs are signals from the PSPM's processor v1 or other circuitry to the DB.

	H1	1 = 0	-01-L-DV	
	T22-	150		
IO.23	2	1	IO.47	
10.22	4	3	IO.46	
IO.21	6	5	IO.45	
10.20	8	7	IO.44	
IO.19	10	9	IO.43	
IO.18	12	11	IO.42	
IO.17	14	13	IO.41	
IO.16	16	15	IO.40	
IO.15	18	17	IO.39	
IO.14	20	19	IO.38	
IO.13	22	21	IO.37	
IO.12	24	23	IO.36	
IO.11	26	25	IO.35	
IO.10	28	27	IO.34	
IO.9	30	29	IO.33	
IO.8	32	31	IO.32	
10.7	34	33	IO.31	
IO.6 *	36	35	IO.30	
IO.5	38	37	IO.29	
IO.4	40	39	IO.28	
IO.3 *	42	41	IO.27	
10.2	44	43	IO.26	
10.1	46	45	IO.25	
10.0	48	47	IO.24	
+5V_USB	50	49	+5V_USB	
+5V_SYS	52	51	+5V_SYS	
VCC_SD	54	53	VCC_SD	
VCC	56	55	VCC	
DGND	58	57	DGND	
AGND	60	59	AGND	
VBATT	62	61	VBATT	
VBACKUP	64	63	VBACKUP	
VREF0	66	65	-PAUDI_OC	<
VREF1	68	67	SENSE	<
VREF2	70	69	-RESET	>
×	72	71	OFF_VCC	>
×	74	73	SDA_SYS	<->
× ×	76	75	SCL_SYS	<
< ×	78	77	$\longrightarrow$	
<	80	79	$\longrightarrow$	
	82	81	$\longrightarrow$	
	84	83	$\longrightarrow$	
	86	85	$\longrightarrow$	
	88	87	—×	
<u> </u>	90	89	—×	
_ 1151	92	91	<u></u>	
\ II32	94	93	<u></u>	
> 1133	96	95	<u></u>	
> 1154	98	97	<b>⊢</b> ×	
> HS5 *	100	99	<b>⊢</b> ×	
l			J	

 $<sup>^{\</sup>rm 4}$  Not included. MBs are purchased separately from PSPMs.

<sup>&</sup>lt;sup>5</sup> The CubeSat Kit's system peripherals are numbered from 0 onwards (e.g., UART0, SPI0, etc.), and this nomenclature is used when referring to a PPM or CSK bus signal. The C8051's peripheral nomenclature begins with 0 (e.g., UART0, SMB0, etc.), and is used when referring to peripherals, signals and registers internal to the C8051.

## PPM PIN DESCRIPTIONS - I/O

	LOCKIF I	1/0		December the second
Name	Pin	I/O	CSKB	Description 570
<b>TO</b> 0	114.40	1,0		-cs_sp. Controls SD Card interface. From P0.5 (U1.57).
10.0	H1.48	I/O	•	Part of the DB's SD card interface. P0.5 is normally
	1			configured as output function SPI0:NSS.
10.1	H1.46	I/O	•	SDO0. SPI0 (master) data out. From P0.4 (U1.58). Part of
10.1	П1.46	1/0	•	the DB's SD card interface. <b>P0.4</b> is normally configured as output function SPI0:MOSI.
	+			SDIO. SPIO (master) data in. To PO.3 (U1.59). Part of the
10.2	H1.44	I/O		DB's SD card interface. P0.3 is normally configured as input
10.2	1111.77	1/0		function SPI0:MISO.
				SCKO. SPIO clock. From PO.2 (U1.60). Part of the DB's SD
10.3	H1.42	I/O	•	card interface. P0.2 is normally configured as output
				function SPI0:SCK.
1	114.40	1/0		UTX0. Tx0 data out. From P0.0 (U1.62). P0.0 is normally
10.4	H1.40	I/O	•	configured as output function UART0:TX0.
TO F	114.00	1/0		URXO. RxO data in. To PO.1 (U1.61). PO.1 is normally
10.5	H1.38	I/O	•	configured as input function UART0:RX0.
				UTX1. Tx1 data out. From P1.0 (U1.36). Part of the DB's
10.6	H1.36	I/O	•	MHX/USB interface. P1.0 is normally configured as output
				function UART1:TX1.
				URX1. Rx1 data in. To P1.1 (U1.35). Part of the DB's
10.7	H1.34	I/O	•	MHX/USB interface. P1.1 is normally configured as input
				function UART1:RX1.
10.8	H1.32	I/O	•	General-purpose I/O. To/from P2.0 (U1.46).
10.9	H1.30	I/O	•	General-purpose I/O. To/from P2.1 (U1.45).
10.10	H1.28	I/O	•	General-purpose I/O. To/from P2.2 (U1.44).
10.11	H1.26	I/O	•	General-purpose I/O. To/from P2.3 (U1.43).
10.12	H1.24	I/O	•	General-purpose I/O. To/from P2.4 (U1.42).
10.13	H1.22	I/O	•	General-purpose I/O. To/from P2.5 (U1.41).
10.14	H1.20	I/O	•	General-purpose I/O. To/from P2.6 (U1.40).
10.15	H1.18	I/O	•	General-purpose I/O. To/from P2.7 (U1.39).
10.16	H1.16	I/O	•	General-purpose I/O. To/from P3.0 (U1.54).
10.17	H1.14	I/O	•	General-purpose I/O. To/from P3.1 (U1.53).
10.18	H1.12	I/O	•	General-purpose I/O. To/from P3.2 (U1.52).
10.19	H1.10	I/O	•	General-purpose I/O. To/from P3.3 (U1.51).
10.20	H1.8	I/O	•	General-purpose I/O. To/from P3.4 (U1.50).
10.21	H1.6	I/O	•	General-purpose I/O. To/from P3.5 (U1.49).
10.22	H1.4	I/O	•	General-purpose I/O. To/from P3.6 (U1.48).
10.23	H1.2	I/O	•	General-purpose I/O. To/from P3.7 (U1.47).
10.24	H1.47	I/O	•	General-purpose I/O. To/from P1.2 (U1.34).
10.25	H1.45	I/O	•	General-purpose I/O. To/from P1.3 (U1.33).
10.26	H1.43	I/O	•	General-purpose I/O. To/from P1.4 (U1.32).
10.27	H1.41	I/O	•	General-purpose I/O. To/from P1.5 (U1.31).
10.28	H1.39	I/O	•	General-purpose I/O. To/from P1.6 (U1.30).
10.29	H1.37	I/O	•	General-purpose I/O. To/from P1.7 (U1.29).
10.30	H1.35	I/O	•	General-purpose I/O. To/from P4.0 (U1.98).
10.31	H1.33	I/O	•	Not connected.
10.32	H1.31	I/O	•	Not connected.
10.33	H1.29	I/O	•	Not connected.
10.34	H1.27	I/O	•	DAC voltage output. From DAC0 (U1.100).
10.35	H1.25	I/O	•	DAC voltage output. From DAC1 (U1.99).
10.36	H1.23	I/O	•	Comparator 1 inverting input. To CP1- (U1.6).
10.37	H1.21	I/O	•	Comparator 1 non-inverting input. To CP1+ (U1.7).

10.38	H1.19	I/O	•	Comparator 0 inverting input. To CP0- (U1.8).
10.39	H1.17	I/O	•	Comparator 0 non-inverting input. To CP0+ (U1.9).
IO.40	H1.15	I/O	•	ano. Analog input 0. To aino.o (u1.18).
10.41	H1.13	I/O	•	an1. Analog input 1. To ain0.1 (u1.19).
10.42	H1.11	I/O	•	an2. Analog input 2. To ain0.2 (u1.20).
10.43	H1.9	I/O	•	AN3. Analog input 3. To AIN0.3 (U1.21).
10.44	H1.7	I/O	•	an4. Analog input 4. To ain0.4 (u1.22).
IO.45	H1.5	I/O	•	AN5. Analog input 5. To AIN0.5 (U1.23).
10.46	H1.3	I/O	•	AN6. Analog input 6. To AIN0.6 (U1.24).
10.47	H1.1	I/O	•	an7. Analog input 7. To ain0.7 (u1.25).

## **PPM PIN DESCRIPTIONS – Power**

Name	Pin	I/O	CSKB	Description
+5V_USB	H1.49 H1.50	-	•	+5V USB power. From USB host. Powers PSPM.
+5V_SYS	H1.51 H1.52	-	•	+5V system power. From EPS or external +5V connector. Powers PSPM.
VCC_SD	H1.53 H1.54	-		+3.3V SD Card power. From PSPM's vcc.
vcc	H1.55 H1.56	_		+3.3V PPM power, DB power and I/O level. From PSPM LDO u4 using +5v_sys and/or +5v_usb.
DGND	H1.57 H1.58	_	•	Digital ground.
AGND	H1.59 H1.60	_	•	Analog ground.
VBATT	H1.61 H1.62	_	•	Not connected.
VBACKUP	H1.63 H1.64	_	•	Not connected.

## **PPM PIN DESCRIPTIONS – Analog References**

Name	Pin	I/O	CSKB	Description
VREF0	H1.66	-	•	ADC0 voltage reference input. To/from VREF0 (U1.16).
VREF1	H1.68	_	•	DAC voltage reference input To/from VREFD (U1.15).
VREF2	H1.70	_	•	ADC2 voltage reference input. To/from VREF2 (U1.17).

## PPM PIN DESCRIPTIONS - Reserved

Name	Pin	1/0	CSKB	Description
RSVD0	H1.72	_	•	Not connected. Reserved for future use.
RSVD1	H1.74	_	•	Not connected. Reserved for future use.
RSVD2	H1.76	_	•	Not connected. Reserved for future use.

## PPM PIN DESCRIPTIONS - DB-Specific

Name	Pin	1/0	CSKB	Description
CB4	H1.78			Not connected.
USBDP	111.76			Not connected.
CB2	114.00			Not consisted
USBDM	H1.80	I		Not connected.
-ON_SD	H1.82	0		Control signal for SD Card power. From P4.1 (U1.97). Active LOW, pulled high on the DB. When active, enables VCC_CARD on the DB, thereby powering SC Card socket and SD Card level translators / isolators. Normally configured as a digital output.

-ON_MHX	H1.84	0	Control signal for MHX socket power. From P4.2 (U1.96). Active LOW, pulled high on the DB. When active, enables PWR_MHX on the DB, thereby powering MHX socket and MHX level translators / isolators. Normally configured as a digital output.
-OE_MHX	H1.86	0	Control signal for MHX interface. From P4.3 (U1.95). Active LOW, pulled high on the DB. When active, enables signals to pass through MHX level translators / isolators. Normally configured as a digital output.
-OE_USB	H1.88	0	Control signal for USB interface. From P4.4 (U1.94). Active LOW, pulled high on the DB. When active, enables signals to pass through USB level translators / isolators. Normally configured as a digital output.
-INT		1	Output from RTC's -IRQ open-collector output. To P4.4 (U1.94). Can be used to poll DB RTC's interrupt output.  Normally configured as a digital input.
HSO	H1.90	I	Handshake signalRTS (USB) or -CTS (MHX). To P5.0 (U1.88). Can be configured as an external interrupt to U1 or input handshake signal via its Peripheral Pin Select. Requires that R10 be fitted on the DB.
HS1	H1.92	I	Handshake signalDTR (USB) or -DSR (MHX). To P5.1 (U1.87). Can be configured as an external interrupt to U1 or input handshake signal via its Peripheral Pin Select. Requires that R11 be fitted on the DB.
HS2	H1.94	I	Handshake signalPWE (USB) or -DCD (MHX). To P5.2 (U1.86). Can be configured as an external interrupt to U1 or input handshake signal via its Peripheral Pin Select. Requires that R12 be fitted on the DB.
нs3	H1.96	0	Handshake signalCTS (USB) or -RTS (MHX). From P5.3 (U1.85). Can be configured as an output handshake signal via its Peripheral Pin Select. Requires that R75 be fitted on the DB.
HS4	H1.98	0	Handshake signalRI (USB) or -DTR (MHX). From P5.4 (U1.84). Can be configured as an output handshake signal via its Peripheral Pin Select. Requires that R76 be fitted on the DB.
HS5	H1.100	0	Handshake (reset) signalRST (USB) or -RST (MHX). From P5.5 (U1.83). Can be configured as an output handshake signal via its Peripheral Pin Select. Requires that R77 be fitted on the DB.

## **PPM PIN DESCRIPTIONS - Control & Status**

Name	Pin	I/O	CSKB	Description
-FAULT_OC	H1.65	0		Open-collector output from PSPM's latchup prevention overcurrent switch. Active LOW. Wire-ORed to <b>-FAULT_OC</b> on the DB.
SENSE	H1.67	_	•	Can be used to measure PSPM's current consumption. The current used by the PSPM from a single source is (source – sense) / 75mΩ. Depends on PSPM implementation.
-RESET	H1.69	ı	•	Reset signal to PSPM's reset supervisor. Active LOW.
OFF_VCC	H1.71	Ī	Control signal to PSPM's power circuit(s). Active HIGH.	

### PPM PIN DESCRIPTIONS - I2C Bus

Name	Pin	I/O	CSKB	B Description	
				I2C data. To/from P0.6 (U1.56). Part of the I2C interface.	
SDA_SYS	H1.73	I/O	•	P0.6 is normally configured as an I2C data input/output. Can	
				also be used as general-purpose I/O.	
				I2C clock. From P0.7 (U1.55). Part of the I2C interface.	
SCL_SYS	H1.75	0	•	P0.7 is normally configured as an I2C clock output. Can also	
				be used as general-purpose I/O.	

### PPM PIN DESCRIPTIONS - User-defined

Name	Pin	I/O	CSKB	Description
USER0	H1.77	I/O	•	Not connected.
USER1	H1.79	I/O	•	Not connected.
USER2	H1.81	I/O	•	Not connected.
USER3	H1.83	I/O	•	Not connected.
USER4	H1.85	I/O	•	Not connected.
USER5	H1.87	I/O	•	Not connected.
USER6	H1.89	I/O	•	Not connected.
USER7	H1.91	I/O	•	Not connected.
USER8	H1.93	I/O	•	Not connected.
USER9	H1.95	I/O	•	Not connected.
USER10	H1.97	I/O	•	Not connected.
USER11	H1.99	I/O	•	Not connected.

#### XRAM INTERFACE

PSPM B uses the C8051's External Memory Interface (EMIF) to provide an external 1Mbit (128Kx8) SRAM functioning as high-speed XRAM via a Cypress CY62128EV30 (U6). A multiplexed interface is implemented via U5 (SN74LVC373A) and U6. The 1Mbit SRAM is split into two selectable 64Kx8 pages. To use the EMIF, it must be configured to appear on the upper GPIO ports P4-P7, —MEMBUS must be active, and the desired bank must be selected via MEMBANK. Once configured, the XRAM is accessed via the MOVX instruction, etc. The pin assignments associated with this interface are listed below.

#### PIN DESCRIPTIONS - XRAM Interface

Name	1/0	Description
		Memory Bus Enable. From P5.6 (U1.82). To U5's -OE pin and U6's -CE1 pin.
-MEMBUS	0	When disabled (i.e., <b>-мемвиs</b> is high), XRAM is not available, and is in its
		lowest-power state. When enabled, XRAM is available for full-speed operations.
MEMBANK	0	Bank select. From P5.7 (U1.81). To U6's A16 pin. Selects between lower and
MEMBANK		upper 64Kx8 XRAM bank.
ALE	0	Address Latch Enable. From P4.5/ALE (U1.93). Part of U1's EMIF on P4-P7.
ALE		Latches the low-order bits of the multiplexed address EMIF address bus.
-RD	0	Read strobe. From P4.6/-RD (U1.92). Part of U1's EMIF on P4-P7. To U6's -OE
-RD		pin.
-WR	0	Write strobe. From P4.7/-WR (U1.91). Part of U1's EMIF on P4-P7. To U6's -WE
-WK		pin.
A[158]M	0	Multiplexed (upper) address bits. From P6[70] (U1.[8073]). Part of U1's EMIF
		on P4-P7. High-order address bits presented directly to U6's A[158].
AD[70]	I/O	Multiplexed (lower) address and data bits. To/from P7[70] (U1.[7265]). Part of
		U1's EMIF on P4-P7. Low-order address bits presented directly to latch U5's
		D[70], and data bits read back from U6's IO[70].

<sup>&</sup>lt;sup>6</sup> Refer to the Cypress Semiconductor CY62128EV30 datasheet for more information.

<sup>&</sup>lt;sup>7</sup> Wait states must be properly configured in U1 prior to accessing the XRAM.

### **CONNECTORS**

Item	Description	Source	Part Number	Application
1	100-pin, hermaphroditic	Samtec	LSS-150-02-L-DV	PPM connector (PSPM-specific, +6mm)

This connector information is provided for reference only.

#### PROGRAMMING & DEBUGGING

PSPM B provides one interface for programming and debugging – the popular and low-cost USB Debug Adapter from Silicon Devices. It provides another debugging adapter for simple user I/O. Both are implemented via simple 0.100" pitch headers on the PSPM.

10-pin 2x5 0.100" pitch dual-inline header J1 is for the USB Debug Adapter. Customers can connect the USB Debug Adapter directly to the PSPM B via a standard 10-conductor IDC ribbon cable.

6-pin 1x6 0.100" pitch inline header J2 is for user debug purposes, and is compatible with 6-conductor IDC ribbon cables. Customers who wish to use the user port must acquire a compatible cable. Its pin assignments are described below

### PIN DESCRIPTIONS – J2 User Debug Connector

Pin	I/O	Description
1	I/O	IO.23. From P3.7 (U1.47). Can be used as general-purpose I/O.
2	I/O	IO.22. From P3.6 (U1.48). Can be used as general-purpose I/O.
3	I/O	IO.21. From P3.5 (U1.49). Can be used as general-purpose I/O.
4	I/O	SCL_SYS. From P0.7 (U1.55). Normally used for an I2C monitor. Can be used as general-purpose I/O if properly configured.
5	I/O	SDA_SYS. From P0.6 (U1.46). Normally used for an I2C monitor. Can be used as general-purpose I/O if properly configured.
6		Digital ground.

#### **NOTES**

Through the C8051's Priority Crossbar Decoder (XBAR) the user can enable digital peripherals and have them appear at certain I/O pins on u1. To be compatible with the CubeSat Kit Development Board (DB), the UARTO, SPIO (4-wire mode), SMBO and UART1 peripherals *must* be enabled in the XBAR. Enabling these four peripherals maps will cause their I/O to appear properly on IO.[7..0], SCL\_SYS and SDA\_SYS (i.e., on the first 10 mappable C8051 I/O pins). Users are free to enable any of the other functions available through the XBAR, mapping them to P1.2 or beyond.

N.B.: SPI0 *must* remain configured as 4-wire SPI, even if the Slave Select (NSS) functionality is not required. Configuring SPI0 for three-wire mode will map the scl\_sys, sda\_sys, tx1 and rx1 functions to the wrong pins of u1, the DB and the CubeSat Kit bus connector. Where NSS functionality is not required, p0.5 can be treated as GPIO by appropriate register configuration.

U1's VREF (Bandgap Voltage Reference Output) can be connected to VREF0 or VREF2 or VREFD via jumper JP1.

Crystal x3 is not normally fitted, as the C8051F120 has an internal precision 24.5MHz clock source and PLL. Should the customer desire a different clock source, x3 can be fitted. Provisions for 0805-size loading caps c3 and c4 are included on the PSPM B PCB.

Latch u5 and XRAM u6 are powered up by VBACKUP when VCC is not present. Therefore the contents of XRAM u6 are preserved when the PSPM is sleeping or powered down.

\_

<sup>&</sup>lt;sup>8</sup> E.g. ECS P/N ECS-xxx-20-5PXDN.

#### **TRADEMARKS**

The following are Pumpkin trademarks. All other names are the property of their respective owners.

- Pumpkin<sup>™</sup> and the Pumpkin logo
- Salvo™ and the Salvo logo
- CubeSat Kit™ and the CubeSat Kit logo
- MISC™ and the MISC logo

### **DISCLAIMER**

PUMPKIN RESERVES THE RIGHT TO MAKE ANY CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO CORRECT ERRORS AND IMPROVE RELIABILITY, FUNCTION, APPEARANCE OR DESIGN. PUMPKIN DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



744 Naples Street San Francisco, CA 94112 USA tel: (415) 584-6360 fax: (415) 585-7948

web: <a href="http://www.pumpkininc.com/">http://www.pumpkininc.com/</a> web: <a href="http://www.cubesatkit.com/">http://www.cubesatkit.com/</a> email: <a href="mailto:info@cubesatkit.com">info@cubesatkit.com</a>